Abstract
Introduction
Model order reduction is a well researched area. Its application to linear RC and RLC models has gained significant importance in high speed Deep Sub Micron (DSM) design methodologies. These problems arise due to the natural occurrence of huge RC and RLC equivalent models for the interconnect parts of the DSM designs. These electrical models can not be included in the nonlinear electrical cir-H. Narayanan (hn@ee.iitb.emet.in) Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India-400076 cuits for SPICE (or any other general purpose circuit simulator) simulations without making the size of the overall circuit prohibitively large. It is therefore necessary to handle these RC and RLC models with algorithms specifically designed for them. Fortunately, these models are linear circuits, which can be taken out of the overall circuit, analyzedheduced separately and plugged back into the original circuit. This however poses several challenges. These are, the Reduced Order (RO) models shcluld be well behaved with subsequent SPICE simulations, the reduction should be possible for topologically arbitrary circuits, and the circuit simulator should preferably be treated as a black box. Various methods, based on Pad& approximattion, Lanczos algorithm, Congruence Transformations, Krylov subspaces, Arnoldi algorithm etc. have been suggested in the literature to achieve as a linear RC and RLC multiport rt:duction problem.
this. Almost all of these methods pose model order reduction
One of the first methods for RO niodeling was the Asymptotic Waveform Evaluation (AWE)[ 141, which computes RO transfer functions between each pair of ports. This method, based on Pad6 approximation, computes moments of the circuit through power series expansion around a suitably chosen point, and uses these moments to compute approximations of poles and residues of thlz circuit. The method, though most widely used, has certain numerical problems. Instability of the RO models, loss of accuracy in models for higher order approximations and the ill-conditioned nature of the moment matrix are its major limitations. It can in fact result in unstable transfer functions for a stable physical circuit[ ll. Another approach, called PVL (Pad6 Via Lanczos) [6] , based on the connection between Pad6 approximation and Lanczos algorithm, works in the time domain and directly computes poles and residues bypassing the ill-conditioned moment matrix inversion. Generalization of PVL, using Block Lanczos algorithm, results in MPVL (Matrix Pad6 Via Lanczos) [7] , which computes Krylov subspaces to build RO models for multiple-input multiple-output 0-7695-OX3 1 -6/00 $10.00 0 2000 IEEE systems. Both PVL and MPVL are also based on Pad6 approximation, and hence suffer from the usual stability problems, which are inherent to Pad6 approximation. PVL and MPVL score over AWE in terms of higher accuracy of RO models. An alternative approach PACT (Pole Analysis via Congruence Transformations) [9] uses a technique based on congruence transformations which can reduce a linear RC multi-port into equivalent smaller ones. The authors of PACT emphasize the necessity of passivity in RO modeling. The method works in frequency domain, uses Lanczos algorithm to compute eigenvalues and eigenvectors and computes an equivalent passive synthesizable RO model. The reduced models can be analyzed easily with SPICE. The method requires the multiport to have no capacitor cutsets. This is a serious limitation as capacitor cutsets can't be avoided in modeling general interconnect structures, like the ones encountered in multi-layer interconnect modeling, signal integrity analyses etc.
Presently, for RO modeling, the most popular methods for computing Pad6 approximation are sub-space based (like Lanczos algorithm as reported in [6, 71). The stability issues of PVL are reported to be due to the poor approximation of the frequency response away from the Pad6 expansion frequency. In this regard, multipoint Pad6 approximation methods are employed [12], which use the Rational Block Lanczos algorithm. To address the stability and passivity problems in a concrete way, the methods based on Krylov subspace computation through congruence transform, have been developed. Towards this, a computationally efficient method, based on the coordinate transformed Arnoldi algorithm to compute RO model for RLC multiport has appeared in [15] . The method can generate arbitrarily accurate and guaranteed stable RO models. The method, though based on Pad6 approximation, uses a congruence argument to establish the accuracy and stability properties of the RO model. An algorithm called PRIMA, to generate provably passive RO multiport models for RLC networks is reported in [ 131. PRIMA uses the block Arnoldi techniques along with congruence transformation to produce passive models.
Model reduction methods employ routines to compute matrix-vector products with circuit's state matrix A, or its inverse A-'. AWE computes moments through the computation of A-'x, for given vectors x. It uses DC analysis, wherein the state variables, independent capacitor voltages and independent inductor currents are replaced by current sources and voltage sources respectively. If the parent circuit has capacitor cutsets (inductor loops), then the resulting DC circuit has corresponding current source cutsets (voltage source loops). This makes the DC circuit to have nonunique solution. With AWE, using a real frequency shift, wherein the parallel conductors (series resistors) are added to capacitors (inductors), this problem is avoided. MPVL (PVL) uses a complex frequency shift, though the details of how it addresses the capacitor cutsets (inductor loops) are not available. PACT makes the assumption of having no capacitor cutsets in the parent circuit, in order to make one of its constituent matrices positive definite. The generalization of PACT to RLC circuits [IO] doesn't address the capacitor cutsets (inductor loops) problems. This is also the case for methods employing the ideas of congruence transformation as well as moment computation to achieve passive reductions.
Indeed, at present, in the literature, there are no reported algorithms for the passive reduction of arbitrary (allowing capacitor cutsets and inductor loops} R C / RLC circuits.
We propose a method for the passive reduction of arbitrary RC multiports. The method can handle RC circuits having capacitor cutsets and produces reduced RC circuits which can be analyzed easily with SPICE, treating SPICE as a black box. Methods like AWEIPVL can only be used, if their models are stamped inside the simulator as port admittance models, or as multi-terminal devices. This means that in order to use these methods one needs to have a version of SPICE (or the appropriate circuit simulator) which has the capability of taking in these stamped models. PRIMA synthesizes the RO models using controlled sources, which are known to be difficult to handle with SPICE. Our method (like PACT) uses only resistors and capacitors (both possibly negative) for the synthesis of RO models. We prove that these models are passive even when the internal nodes are made accessible. This allows us to use circuit simulators as black boxes. Before giving details of the proposed method we give a brief discussion on methods based on moments and those based on partial fractions with a view to stressing their relative advantages.
Moment Matching VIS Partial Fractions
In this section, we compare the relative advantages which partial fraction expansion based methods offer over the moment matching methods. Moments are defined as coefficients of Maclaurin series expansion of the transfer function H ( s ) around a suitably chosen point. Through moment matching, a pre-determined number of these moments are computed and then used to build a RO model. Since the Maclaurin series expansion is an infinite series, there. are an infinite number of moments. Further, computing poles and residues from these moments poses many ill-conditioned numerical problems (like ill-conditioned moment matrix inversion in AWE). These numerical problems can be taken care of (as in PVL, which directly computes moments through Lanczos algorithm), but the resulting poles are not identical to the system's poles. Methods based on moment matching through sub-space computation get rid of stability and passivity problems (like [ 151 computes stable models, and [ 131 computes passive models). However, the published material on these methods, do not address their topological limitations. It is not evident how these methods can handle capacitor cutsets and inductor loops of the parent multiport to be reduced. Further, although this is not necessarily a disadvantage, the poles are not shown (and probably can not be shown) to be identical to the system's poles. All that has been shown, is that the RO models are stable or passive, as the case may be.
Computing the terms of the partial fractions of H ( s ) appears to have certain advantages over the moment based model reduction. Firstly, the expansion has only a finite number of terms of which some are picked for building the reduced model. The poles are, naturally, guaranteed to be same as that of the system. Secondly, it might be possible to directly compute the dominant terms from the partial fraction expansion. PACT is the only reported method, which computes the terms from the partial fraction expansion. However, PACT and its generalization to RLC case suffer from topological limitations. Capacitor cutsets and inductor loops are forbidden in their formulation. Clearly it is desirable to compute the terms from the partial fraction expansion without imposing any topological limitations. In other words, it has to be done allowing capacitor cutsets (loops) and inductor loops (cutsets).
We should mention that a partial fraction based method cannot give a passive reduction for RLC multiports, but a stable reduction is possible.
In this paper, the proposed method attempts to compute the terms in the partial fraction expansion of H ( s ) , for RC circuits, through implicit DC analyses. The proposed method is also an attempt to show what is achievable if the reduction process uses system poles. The formulation allows arbitrary topologies but does not incur additional computational cost.
We have indicated in this paper that there is reason to believe that the most significant terms can be picked with ease (the details are available in [5] ). The proposed method can be generalized to reduce I U C multiports of arbitrary topology. The generalization goes through almost step by step, though the algebra becomes slightly messier. The reduction in RLC case, as mentioned above, is stable but not necessarily passive.
Problem Definition
Let Np be the given RC multiport, with P-ports specified Since the suggested multiport reduction algorithm uses eigenvalues (also called spectral values in operator theory) and eigenvectors, we call it "Spectrd Approximation f o r Reducing Networks (SARN)". We use an alternative path based on state variable formulation via niultiport decomposition techniques to derive expressions for G , C , K , and a state matrix A. A, are the eigenvalues of this state matrix. We then formulate the problems of computing these expressions as DC analysis problems. This alternative path enables us to handle multiports of arbitrary topology. In particular, OUT formulation does not forbid the presence of capacitor cutsets (unlike the method reported in [9] ).
Formulation and Implicit Computations
We now explain our method for implicit formulation of state equations and computations performed over it. Our approach involves breaking the given RC multiport into a capacitive and a resistive multiport and imposing the port behavior of the former onto the resistive multiport. A general and formal topological description of multiport decomposition techniques is given in [ 111. Hcre we give a simplified but self contained treatment for deriving the state equations.
be the graph of Np, the given RC multiport. Let the P-ports be as specified in Section 3. Clearly the P-ports do not form loops. As in Figure 1 , this multiport can be treated as a parallel connection (across the given P-ports and the Xports, which are to be determined) of two multiports Nczp and Nrxp. These multiports are constructed as follows.
Let Ncp be the subnetwork of Alp obtained by deleting (open circuiting) all the resistors of Np. Ncp thus contains only the capacitors and the P-ports. For each connected component of Ncp, build a star tree of port branches which together with the branches in P , forms a spanning tree of the connected component. These additional port branches are called X-ports. We may imagine that the multiport Np has these X-port branches present in it, but zero current exists in them. Ncxp, the capacitive multiport, is obtained by adding the X-port branches to Ncp. Nrzp, the resistive multiport, is obtained by adding the X-port branches to Np and then deleting all the capacitors of Np. Note port Np are assumed to be positive valued, the matrix C is a positive diagonal matrix. Further, since Ac,. is a reduced incidence matrix, its rows are linearly independent, and hence the matrix C is symmetric positive definite. In Equations 3 and 4, the matrices GZp,G2;,,Hz, and Hs2 are related as Gj, = (G;,)* and HZP = -(Hi+)T. Further, Gip, Rz2, Gi, and Gl;, are all symmetric. The matrices given in Equation 3 and 4 are never computed explicitly.
We however need routines to compute Gj,y, GjpY, G&y, Hzpy and HE,y for the given vectors y and y. All these computations can be interpreted as DC analysis of appropriately constructed networks. We call all such linear algebraic operations being performed through DC analysis as implicit computations. Towards this, we give the following theorem. We now derive the state equations implicitly. The voltages v, can be taken as state variables since these can be given independent initial conditions when vp = 0, and from these voltages, the initial conditions of all the capacitors in Nczp We denote the symmetric state matrix -C-'Gj,C-T by A. We compute the matrix C and its Cholesky factors L: explicitly. The state matrix A is never computed explicitly. Its eigenvalues and eigenvectors are computed through Lanczos algorithm which only requires a matrix-vector product routine with A. Note that, in order build an RO model accurate up to a user specified frequency f m a s , we have to compute all the eigenvalues A, (and the associated eigenvectors p,) with absolute value in the interval [0, lAmazl], where fmaz = Am,,/a(27r) and a, the safety factor, can be taken between 5 and 10. Typically, Lanczos algorithm locates the eigenvalues with the larger absolute values faster as compared to the eigenvalues with the smaller absolute values. HeFce we compute the eigenvalues of the inverted state matrix A--' whose eigenvalues are reciprocals of the eigenvalues of A. Hqwever, in the presence of the capacitor cutsets, the matrix A is not invertible and h y c e it is not possible to directly compute the eigenvalues of A-' using ' he Lanczos algorithm. Thus, we shift the eigenvalues of A-' by a suitably chosen real number k, i.e., we compute the eigenvalues of (A -kI)-'. If Ai, is an eigenvalue of (A -Id)-', 
K, = -(HSzGZz -G~, )~-T p , p~C -' ( G g z H~p +
Gj,).
(9)
Further, it is also proved that K, are rank-1 symmetric matrices with the diagonal entries of K, being non-positive real numbers. Since K, arc rank-1 symmetric matrices, it is adequate to compute K,1, the sum of columns of K,.
We first compute the common factor (Gj,H:, + Gj,)i, 
Synthesis
Now, we briefly sketch our procedure for synthesizing a passive m-th order RC multiport from the Equation 2. Note that, the K, matrices in the Equation 2 are rank-1 symmetric with all their diagonal entries as non-positive real numbers. Also, since we assume that the original multiport has positive resistors and positive capacitors, we have Y ( 0 ) and C positive semi-definite. In order to ensure that the reduced network is well behaved during circuit simulation, when it replaces the original multiport, we need to guarantee the passivity of the overall multiport, where internal nodes are also made accessible [lo] . We prove the necessary and sufficient conditions given in following theorem (from Anderson [2] ). The condition (3) may alternatively be replaced by ( 4 ) and (5) Note that this will also imply that the multiport is passive at its ports. It is easy to see from the description of Y , ( s ) that conditions (1) and (2) 
YH(s)
=
'Relevant' Eigenvalues
From Equation 1 , it follows that when unit impulse is applied as voltage at i-th of the P-ports, then the short circuit current (for t > 0) at j-th port would have the form ij(t) = CF=l[K,]j;exrt. It is clear that, when two eigenvalues are 'close' to each other, the accuracy of the solution ij(t) depends more on the eigenvalue whose residue matrix K, has entries of larger magnitude. We have found that sum of the absolute values of the entries of the K, matrix is a good measure of how 'relevant' the eigenvalue A, is for the construction of approximation. We took 'close' to be within a factor of 2 and preferred one eigenvalue over another 'close' to it provided the above mentioned sum was larger by a factor of 10 or more.
The term [K,]jk can be thought of as the product of two terms, viz, the 'controllability coefficient' of r-th state from the k-th port and the 'observability coefficient' of r-th state on the j-th port. Both these coefficients can be computed implicitly, analyzing an appropriate DC circuit. We now sketch our method for that. Aq, = X,q, and q, has uniLnorm. Substituting t = 0+, we get, vz(O+) = vf(O+) = k Q , where k is a diagonal matrix with its r-th diagonal entry as kf and Q is the orthonormal eigenvector matrix with its r-th column as 9,. Thus, kf = (vi (O+), q,), which can be thought of as controllability coeficients of r-th state from the i-th input port.
Controllability Coefficient
Observability Coefficient Next, for t > 0, the output current vector -ip(t) can be written as -ip(t) = CTvz(t) = CT kfq,exrt. Which can be written as, -ip(t) =
Cp=l o:kfexTt, where of is a vector whose j-th entry-is
given by ( C j , q,) and C j is the j-th column of C. This j-th entry of 0: can be thought of as observability coeflcient of r-th state at the j-th P-port. Note that, strictly speaking it depends on the the input P-port which was originally excited (in this case the i-th P-port). The vector 0: can be computed by setting the X-port voltages to q,, open circuiting all the capacitors in N,, short circuiting the P-ports, and then measuring the short circuit current in the P-ports. Thus, [KT]ji = ofjkf, where ofj is the j-th entry of the vector 0:.
Complexity Analysis
In this section, we give the time and storage complexity of the SARN algorithm. Since all the computations are done in terms of solutions of appropriately constructed DC networks, we will present the overall complexity analysis in terms of number of DC solutions. Further, we would like the reader to note that the solutions of DC circuits with same topology, but with different set of device values is well exploited in the DC analysis algorithm (See 141 for details). Also, the DC circuits which result by replacing X-ports with voltage sources are much easier to solve as compared to the one where X-ports are replaced by current sources. O(n . log . n) storage (see [8] 
Experimental Results
We now report a few of the experiments, wherein the SPICE simulation of RC circuits with their reduced RC models is done. The comparison to SPICE is made for two reasons. Firstly, to mention that the time taken to compute the reduced order circuit is smaller than direct SPICE simulation, and secondly to show that the behavior of the reduced "circuit" is identical to the original one. All experiments were conducted on randomly generated grid-like RC circuits, wherein the edges of the grid were taken to be resistors or capacitors and a percentage of the nodes of the grid were connected to ground with capacitors. The circuits had several capacitor cutsets. During SPICE simulations for comparison purposes, we connected parallel resistors (of very large value) to each non-grounded capacitor present in the circuit. The specifications of the circuits, for which the results are presented in this section, are given in Table 1 In Figure 4 we give a representative experimental result wherein a comparison of real and imaginary parts of a port voltage for a 2000 node grid circuit (PassC) with about 1000 floating capacitors is shown. The approximate multiport was built by first computing 50 least magnitude eigenvalues and their residues and then selecting 14 out of these by considering their residues, the controllability coefficient and the observability coefficient at the output ports of interest. The approximate multiport can be seen to be accurate up to 1GHz.
For the same circuit we constructed the 2 5 t h order approximate multiport taking the 25 least magnitude eigenvalues. The comparison for the same port voltage, given in Figure 3 indicates that the approximation is accurate only up to lOMHz, despite the fact that it is an approximation of a higher order. This indicates that most of the 25 eigenvalues taken into consideration were not the 'relevant' ones. On the other hand, when residues were paid attention to, we got a much better approximation with only 14 eigenvalues.
It can be noted from Table 1 , that the SPICE simulation times of the reduced circuits are much smaller than the SPICE simulation times of the original circuits. The reduction is one time effort and typically repeated simulations of the reduced circuit is required, which makes the reduction even more profitable. In the case of g2k, the SPICE simulation of g2k took 128.37 seconds, while that of its reduced order model tool only 1.12 seconds, thereby giving a speedup of 114. The time taken to compute the reduced g2k circuit was 22.52 seconds. Also, it may be note:d that the circuits whose SPICE simulation could not be perfixmed (circuits g20k and g30k), could still be reduced on the same machine in manageable time. All experiments were ;performed on a 200MH2, 64MB RAM Pentium-Pro machine.
Conclusions
We have described a time domain method called SARN to compute reduced-order passive approximations of linear RC multiports. The method is based on computation of terms from the partial fraction expansion of the port admittance description. The characteristic features, of this method are that it allows capacitor cutsets, that all essential steps are implicitly performed through the solutions of appropriate DCnetworks, that the reduced RC multiports are passive even when internal nodes are made accessible and [:hat it permits the circuit simulators to be treated as black boxes. We have given a few of the experimental results to support the SARN algorithm in general, and an experimental result to indicate that the selection of relevant eigenvalues, which contribute significantly to the reduced-order model, yields increased accuracy. 
